In this paper we address the problems of schedule synthesis and timing verification for component based architectures in embedded systems. We consider a component to be a set of tasks with response times that lie within specified intervals. When a set of components is deployed to implement a desired functionality, we want to guarantee that the components can achieve the timing constraints of the application. We solve the associated synthesis and verification problems using the framework of timed interface automata and timed games.
Introduction
Component based development has been proposed as a framework for dealing with the complexity of embedded control systems. It is based on the premise that generic components can be developed so as to be reused in different contexts. While the encapsulation of behaviour in component interfaces does lead to modularity and enhanced reuse, the verification of non-functional aspects (such as timing and resource constraints) of an assembly of components remains a major challenge.
In this paper we analyse whether a given set of components satisfies the timing constraints of an embedded control application. We consider a component to be a collection of tasks, which are functionally and logically related. In turn, each task has a response time (i.e., the time between task release and completion) that is guaranteed to lie within a specified interval by the component implementation. When a set of components is deployed to implement a de-sired functionality, we want to guarantee that the components can achieve the timing constraints of the application. The application-level timing properties we consider here are the end-to-end timing constraints of transactions. Each transaction is typically a loop consisting of reading sensors, computing control inputs and writing to actuators. The constituent tasks of a transaction may be part of different components. The specific problems we are interested in are (a) timing verification: to ascertain whether the given components can satisfy the end-to-end timing constraints of the application, and (b) schedule synthesis: if the answer to (a) is yes, to determine a sequence of task release actions that will lead to satisfaction of the constraints.
We refer to the above problem as component scheduling, to distinguish it from task scheduling, the staple of real-time scheduling theory. In task scheduling, we already know the deadlines, periods and execution times of tasks, and want to know whether the tasks can be scheduled to meet their deadlines. In component scheduling we know that the tasks can be scheduled to meet certain deadlines (which may not be related or derived from the application at hand), but want to know whether these tasks can be released in such a way that the end-to-end constraint of a transaction can be met. Task scheduling is a top-down analysis -from the real-time requirements we identify tasks and their characteristics, identify the platform and check whether the tasks can be scheduled. Component scheduling is bottom-up -given the components and the constituent tasks, along with their pattern of release and completion times, we want to verify whether they can satisfy the end-to-end constraints. The component scheduling problem becomes relevant when the tasks are not identified based on the real-time requirements of the particular application, but the application itself is built by composing pre-existing components.
Our approach to solving the timing verification and schedule synthesis problems for components is based on the formalism of timed interface automata (TIA) [de Alfaro et al., 2002] . We view the problems as a timed game between two players -one representing the environment (the scheduler or Input) and an adversary representing the system (the component or Output). The environment can decide on when to release tasks for execution, but not their completion times, which can be decided only by the component. Both players make certain assumptions about the other player, and deliver certain guarantees. The overall goal is to check that there is a sequence of allowed moves by the environment (release of tasks) which leads to satisfaction of the high-level timing requirements; in other words, there is a winning strategy for the environment in the corresponding timed game. The existence of such a winning strategy guarantees that the components can be used together to satisfy the end-to-end timing constraints.
Timed games have been used to solve several scheduling problems -see [Altisen et al., 1999 , Altisen et al., 2002 for example. Unlike these works, we solve a new scheduling problem that is unrelated to traditional task or job-shop scheduling. A key feature of our work is that all the timing requirements (both task characteristics and external timing constraints) are captured using the TIA formalism, a formalism for compositional reasoning about timed systems. Our techniques are therefore modular, and can be applied in a compositional and incremental manner.
The main novelty of this work is that we define a notion of component scheduling and propose methods for solving the associated verification and synthesis problems. Contrary to the classical notion of task scheduling, component scheduling deals with transactions involving a set of tasks rather than separate task instances. In our setting, checking for deadline violation corresponds to checking that the end-to-end constraints of a transaction are satisfied. Component scheduling is motivated by the fact that modern embedded control systems are typically built out of existing components. Components consist of tasks representing component services; transactions are application specific jobs that span across a set of components. The main technical contribution of this work is twofold: encoding the specification of component scheduling problem as timed interface automata and reduction of the verification and synthesis problem for component scheduling to finding a winning strategy in the game structure for the associated timed interface automata. Our use of TIA for modelling both tasks and transactions is novel. So is our use of the formalism for solving scheduling problems, since we go beyond checking compatibility of timed components
As an application, we apply our component scheduling framework to the problem of deriving a static time-triggered schedule for a set of periodic tasks. We are given a set of processors and a number of tasks with known frequencies, and execution times lying in fixed intervals. Each task is statically allocated to a processor, called a TTA node, and must communicate with other tasks through a shared bus. The problem is to find a static schedule on each processor along with a bus schedule, such that all task and communication deadlines are met without any task being preempted when executing. The solution using our approach is worked out on an automotive Adaptive Cruise Control (ACC) application.
The Component Scheduling Problem
The typical design flow in component-based development of embedded systems is as follows. To implement a given feature of the system to be built, such as the adaptive cruise control feature in an automobile, a number of transactions, each consisting of a related set of tasks, is identified. A transaction is actually a partial order on the tasks reflecting their interdependence. The tasks comprising a transaction usually span multiple components. The end-to-end
Figure 1. Components, Tasks and Timing Constraints timing constraints for each transaction are derived from the feature requirements, and must be met by the tasks from different components that constitute the transaction. This is the essence of the component scheduling problem.
Tasks and task graphs
According to our view, a component is a set of tasks, with each task satisfying certain timing constraints. A component is a black-box which hides the internal details of how tasks are actually scheduled. The interface only exposes the timing constraints in the form of assumptions about task release times and guarantees about task completion times. In our setting the release and execution times of a task may not be strictly periodic, but can lie within a specified interval. This facilitates modelling of jitter and communication delays and leads to more flexibility in scheduling, as tasks with fixed periods are too simplistic and lead to pessimistic analysis.
Example 1 (Components and Tasks) Figure 1( Task Graphs. We model transactions as task graphs, i.e., partial orders (or DAG's) on tasks. The partial ordering reflects the data dependencies between tasks in a particular transaction: an edge from task T i to T j indicates that task T i must complete before task T j begins. We associate an end-to-end deadline with each transaction, as well as constraints on inter-task separation to guarantee freshness of data. The constraints on deadline and the inter-task separation are collectively referred to as end-to-end constraints. Note that a transaction represented by a task graph is periodic, the period being determined by the sampling frequency of the associated control loop. We assume that the period of the transaction is given by the end-to-end deadline of the task graph.
Example 2 (Task Graph) Figure 2 shows a task graph for a transaction involving components C 1 and C 2 in Example 1. It says task T 2 must be released after tasks T 1 and T 3 have completed. The transaction has an end-toend deadline of 14 time units, and a constraint that says T 2 must be released within 6 time units from the completion of T 3 (to ensure freshness of data, for instance).
Another constraint that is implicit in the task-graph is that the transaction it represents is required to execute an infinite number of time, a liveness constraint. 
The Problem
The scheduling problem we are trying to solve is: given a set of tasks with timing constraints on their release and completion, and a task graph with endto-end constraints, to find a schedule, i.e., a timed sequence of release actions (which may depend on the timed sequence of preceding completion actions), which satisfies the constraints imposed by the task graph. The latter constraints are: (1) a task can be released only if all its predecessors have completed; (2) the time duration between the earliest release and the latest completion action is bounded by the end-to-end deadline of the task graph; and (3) the time duration between each pair of actions in a specified list is bounded by the corresponding separation limit.
Definition 4 A timed trace on an alphabet A of actions is a sequence σ = (a 0 , t 0 ), (a 1 , t 1 ), . . ., where each a j ∈ A and each t j ∈ R ≥0 , with t 0 <= t 1 <= t 2 . . .. We call t j the time-stamp of the j th action occurrence in the sequence.
Definition 5 Given a set of tasks T with associated timing constraints on their release and completion actions, a release-schedule σ is a function, that given a time instant for the completion of the task instances released earlier, assigns a time instant σ(r ij
∈ R ≥0 to the release of the j th instance of task T i for each i ∈ {1, . . . , m} and each j ≥ 0. Such an assignment must satisfy the offset and period constraints of each task. Likewise, a completion-schedule τ is a a function, that given the release times of the j th instance of task T i and other tasks started earlier, assigns a time instant τ (c ij ) ∈ R ≥0 to the completion of the j th instance of task T i for each i ∈ {1, . . . , m} and each j ≥ 0. Such an assignment must satisfy the execution time constraint of each task.
Given a release-schedule σ and a completion-schedule τ , we can define the outcome Outcome(σ, τ ) of the two schedules in the usual inductive way. This is a set of timed traces over 1≤i≤m {r i , c i }.
Definition 6 Given a set of tasks T with associated timing constraints on their release and completion actions, and a task graph G expressing end-toend constraints of a transaction, a schedule σ is a release-schedule, such that
for all completion-schedules τ , every timed trace π ∈ Outcome(σ, τ ) satisfies the following conditions:
1 Precedence: For every pair T i < T T j in G, the n th occurrence of r j is preceded by the n th occurrence of c i in π, for every n.
2 End-to-end deadline: For an end-to-end deadline constraint of the form 4 Liveness: There is an n th occurrence of r i ? for every i ∈ {1 . . . m}, for every n.
Intuitively, the above definition captures the fact that a schedule must specify a correct timed sequence of releasing tasks, no matter how much time the tasks take for completion, as long as they are within specified bounds. We now formally define the verification and synthesis problem we are interested in.
Definition 7 The timing verification and schedule synthesis problems for end-to-end constraints are defined as follows. Given a set of tasks T and a task graph G, verify that there exists a schedule (i.e., a way of generating release actions for tasks) that satisfies the end-to-end constraints in G, no matter when the tasks complete, as long as they satisfy the given constraints, and synthesise such a schedule if it exists.
Example 8 Consider the set of tasks specified in Figure 1 and the task graph in Figure 2 . In this example, the components C 1 and C 2 do meet the end-to-end constraints of the transaction. A possible schedule for meeting the requirements would be to release each task according to the timed trace (r 1 ?, 2), (r 3 ?, 4), (r 2 ?, t) where t is the maximum of the completion times of T 1 and T 3 , which is guaranteed to be within 10 time units. Note that releasing the task T 3 earlier than 4 time units (say at 3 time units) can lead to a violation of the freshness constraint (depending on when T 1 completes its execution, which the environment cannot control), although the interface for T 3 does not itself rule out the possibility.
From the above example it is clear that the two timing analyses mentioned above can be carried out at the level of tasks rather than components, since they involve the timing assumptions and guarantees of only individual tasks. However, the component view would be essential when we consider the following situations:
Tasks in a component have resource conflicts due to shared resources such as buffers.
Components may not be "reentrant", in which case, the execution of two tasks of the component cannot be overlapped.
Two different transactions can share the computations of certain tasks; for example, a sensor component will typically not perform the sensing task for different transactions separately -the sensor data will be broadcast to all the components with tasks that depend on the data.
All these situations can be modelled using the TIA framework, though the resulting TIA models will be more complex in general. For instance, resource conflicts can be modelled by using an additional TIA for for modelling the resource access, and guaranteeing mutual exclusion by allowing synchronisation with the resource TIA. An example of this kind is treated in Section 5, where we apply our component scheduling framework to derive a static timetriggered schedule for a set of distributed tasks.
Modelling Component Scheduling with Timed Interfaces
In this section, we model the tasks, and task-graphs of the previous section using timed interface automata. Interface automata were presented in [de Alfaro and Henzinger, 2001 ] as a formalism for studying compatibility of components in an open system. Timed interface automata (TIA) [de Alfaro et al., 2002] were proposed as an extension to model real-time constraints on interacting components. Due to lack of space we cannot present all the relevant details of the TIA model here. The reader is referred to [de Alfaro et al., 2002] for the formal definitions and the important properties of the TIA model. Our use of the TIA framework is novel, and is different from the one in [de Alfaro et al., 2002] : our goal is to synthesise schedules rather than to check compatibility of components.
Timed Interface Automata for Tasks
Timed interface automata are syntactically similar to traditional timed automata as in [Alur and Dill, 1994] , with the exception that location invariants are classified as either input or output invariants. The crucial difference lies in the semantics -timed interface automata correspond to games between players Input and Output, rather than just labelled transition systems. It is the responsibility of player Input to ensure that all the input invariants are met; similarly for the output invariants with respect to player Output.
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Figure 3. TIA for tasks T1, T2 and T3
Example 9 (TIA) Figure 3 shows timed interface automata corresponding to the tasks in Example 1.
The release and completion events of tasks are described using actions r i ? and c i ! of the task T i . [de Alfaro et al., 2002] ).
From Task Graph to Specification Automaton
To solve the component scheduling problem, we use TIA in two distinct ways -first, to model the timing properties of tasks as presented above, and second to model a task graph for a transaction. We call the TIA for a task graph Figure 2 a specification automaton. Before describing the procedure for obtaining a specification automaton from a task graph, we give an example.
Example 11 (Specification Automaton) The specification automaton corresponding to the task graph in Figure 2 is shown in Figure 4. It uses a clock x to record the time since the transaction was started, and a clock y to record the time since T 3 completed. The specification automaton has each r i and c i as input actions -it is an observer which detects violations of timing constraints by flagging an error state, and does not generate any output action (except the special action end !). It specifies all the legal runs of the environment (the scheduler) and the components that do not violate the end-to-end timing constraints. There is an input invariant I 1 : x < 14 associated with every location in the specification automaton, except the one on the extreme right (which is the final location). This represents the fact that meeting the end-to-end timing deadline is the responsibility of player Input. For brevity, we use a statechart-like notation: an invariant associated with a super-location (the dotted oval in Figure 4) represents an invariant on all the locations contained in the super-location. Violation of the input invariant I 1 leads to a timed error state, where the progress of time is blocked. Similarly, the violation of the input invariant I 2 : y ≤ 6 in the oval shaped location signifies violation of the freshness constraint and leads to a timed error state. The output action end ! is a new action not shared by any other automaton which signifies the end of the transaction.
We following the ideas in [Abdeddaïm et al., 2003 ] to obtain the specification automaton from a task graph. First, we build a specification TIA P i for each task T i , consisting of three locations, corresponding to the task states waiting, executing and completed. The transition from the waiting to the executing state is taken when the specification TIA for the tasks in Π(T i ) are all in their final locations. 
The global specification automaton is obtained as a composition of the individual specification automata. The composition can be treated as composition of ordinary timed automata since the components have no shared actions. The composition ensures that the release actions of tasks do not violate the precedence constraints in the task graph. Next, we add some clocks and clock constraints, both as guards on transitions as well as location invariants, to take care of the end-to-end constraints in the task graph G = (T , < T , d). For the end-to-end deadline constraint d T ≤ C, there is a clock t e and an input invariant I e : t e < C on all the locations of the composed automaton except its final location. For a separation constraint of the form d(a, b) ≤ C, there is a clock t ab which is reset on every transition with the action label a, and an input invariant I ab : t ab < C on all locations that are sources of transitions labelled with action b. Finally, there is a transition labelled with the output action end ! from the final location of the composed automaton to the initial location which resets the clock t e .
The specification automaton in Figure 4 is actually obtained by applying some optimisations on the result of the above transformation on the task graph in Figure 2 : the release actions r 1 ? and r 2 ? do not appear in Figure 4 . A general optimisation scheme based on chain coverings of a partial order is presented in [Abdeddaïm et al., 2003 ].
Timing Verification and Schedule Synthesis
In this section, we explain how the timing verification and schedule synthesis problems can be viewed as an instance of a timed game (see [Maler et al., 1995 , de Alfaro et al., 2002 ) between players Input (the environment) and Output (the system). Further, synthesising a schedule, i.e., a timed sequence of task release actions that obeys the precedence constraints in the task graph and leads to all the end-to-end constraints being satisfied, corresponds to finding a winning strategy for Input in such a game.
As in all timed games, there are two kinds of moves available to each player: a player can either let time progress, as long as this does not violate an invariant for the player, or make a discrete transition to a new state when the associated guard becomes enabled. Thus a move of player Input (a controllable action) either triggers a task T i via action r i ? or allows time to elapse in a location. Similarly a move of Output (an uncontrollable action) either completes execution of a task T i via action c i ! or allows time to elapse in a location.
The game structure for the schedule synthesis and verification problem i.e., the graph on which the game is played (called a timed interface in [de Alfaro et al., 2002] ), is obtained from the product of the timed interface automaton for each task and the specification automaton obtained from the task graph. The specification automaton has an input invariant on several locations capturing the end-to-end constraints. Violation of this invariant leads to a timed error state. The winning plays are those sequences of states in the game graph that avoid the error state, and in addition complete the transaction infinitely often, i.e., the goal involves both a safety and liveness condition. Finding a schedule for a given set of components that meets the end-to-end constraints of a task graph then amounts to finding a winning strategy for Input in the corresponding timed game.
Example 13 (Timed Game Structure) For our running example, the product of the timed interface automata for the tasks T 1 , T 2 and T 3 in Figure 3 with the specification automaton in Figure 4 represents the game structure on which the timed game is played. The fact that there exists a schedule satisfying the end-to-end constraints means that player Input has a winning strategy in the game.
In the rest of this section we elaborate on the solution to the timing verification problem in terms of winning strategies for a timed game. In the following discussion, we assume we are given a set of tasks T = {T 1 , . . . , T m } and a task graph G = (T , < T , d) on the set T . The global specification automaton for the task graph G, defined in Section 3, is denoted T G .
Consider the product TIA
e., the joint behaviour of all the TIA's corresponding to the tasks together with the specification automaton. Intuitively, the game structure T corresponding to the TIA T has the set of states (s 1 , s 2 , . . . , s m , s) where each component s i is a pair (q i , v i ) of a location in T i and a clock valuation over the single clock x i , and likewise s is a pair (q, v) of a location in T G and clock valuation over the clocks t e and t ab , where a, b range over the the actions r i , c j (see the paragraph in Section 3 following Definition 12). The input and output transition relations of T encode the possible moves of the corresponding player at a given state, and the new state that results, in the combined system of the m tasks and the specification automaton. Each transition is caused either by an immediate action (release or completion of a task T i ) or a timed action, where the player chooses to let time elapse. The available moves of a player in a state must conform to the location invariants for the player in the source and target location and the enabled transition in the source location for each component TIA T i . An input strategy is a partial function from sequences of states to the set of the enabled moves for Input in the final state of the sequence. So an input strategy is a way to specify the times at which the release actions for tasks occur, given the completion times for instances of tasks released earlier, while conforming to all the constraints imposed by the TIA for each task T i . Likewise, one can define an output strategy.
Given an input and an output strategy, one can define the resulting set of outcomes starting from the initial state s 0 of T (see [de Alfaro et al., 2002] ). These are finite and infinite sequences of the form σ = s 0 , α 1 , γ 1 , s 1 , α 2 , γ 2 , . . . where α i is the move made by player γ i ∈ {I, O} in state s i . A winning input strategy in T is one for which all possible output strategies lead to outcomes which avoid reaching all timed error states. Clearly, a winning input strategy corresponds to what we call a schedule (see Definition 8), except the liveness property may not be satisfied. In particular, an outcome can be empty -if no tasks are released there are no constraints to violate (assuming there are no input invariants in the TIA for the tasks, as is the case in Figure 3) .
The following procedure takes care of the liveness problem. We take the composition (see [de Alfaro et al., 2002] ) of the TIA corresponding to each task and the TIA for the task graph, and then find a winning input strategy for the goal ♦ t final (which says that the final location of the task graph component in the product is reachable) in the result. Intuitively, the composition T 1 T 2 . . . T m T G represents all schedules that satisfy the end-to-end constraints of the task graph G, without necessarily satisfying the liveness constraint; the latter is taken care of by the goal ♦ t final . Details of how such games can be solved using symbolic fixed point computations can be found in [Maler et al., 1995 , de Alfaro et al., 2002 . The correctness of the procedure is captured by the following theorem.
Theorem 14 A schedule satisfying the end-to-end constraints in G is a winning strategy for Input in the game structure T for the TIA given by the product Implementation. Currently, there is no implementation of timed interface automata. In order to experiment with our component scheduling framework, we hand-coded our TIA using the timed game automata (TGA) in the UP-PAAL TIGA tool [UPPAAL TIGA, 2006 , Cassez et al., 2005 . Unfortunately, the synchronisation behaviour of TGA in UPPAAL TIGA is quite different from that of TIA. As a result, the task graphs cannot be represented as specification automata any more. Instead the precedence constraints have to be encoded using shared boolean variables, and the end-to-end deadline has to be specified as part of the winning condition (i.e., goal) for the controller. Note that this encoding in UPPAAL TIGA breaks the nice compositionality properties of the TIA framework. Also, the specification language used in UPPAAL TIGA for expressing goals is not very expressive, especially with respect to liveness constraints. The results of our experiments using the UPPAAL TIGA tool are described in the next section.
Application: Time-triggered Schedule Synthesis
The time-triggered architecture (or TTA, see [Kopetz and Bauer, 2003] ) is a platform for distributed implementations of hard real-time systems used in automotive and avionics applications. It consists of a number of processors, called TTA nodes, that communicate by passing messages over a shared bus. The computation tasks running on the TTA nodes use the shared bus using a time-division multiple-access (TDMA) discipline based on a static schedule which recurs periodically. The problem of deriving a time-triggered schedule for a set of tasks is as follows (see [Caspi et al., 2003] ). We are given a set of m periodic tasks {T 1 , . . . , T m } and n processors. Every task is statically allocated to a processor. The task T i has period P i and is allocated to processor host i . Its execution time lies in the interval [l i , u i ]. Tasks can model computations as well as messages. There is a special processor modelling the busall tasks corresponding to messages are allocated to that processor. There is a precedence relation among tasks defined by data-flow constraints. This relation includes a computation task and a message task when the former is the sender of the message. Likewise, a message task precedes the computation task that is the receiver of the message. Tasks cannot be preempted once they start running. Tasks also have relative deadlines among them to model end-to-end constraints. These are of the form θ i − θ j ≤ C, where θ i ∈ {s i , e i }, where s i s j ?
e j ? Figure 5 . Synchronisation automaton for enforcing non-preemptive serial execution of tasks Ti and Tj is the start time and e i is the completion time of task P i . The problem is to find a static schedule for the bus for transmission of messages, and a schedule for each TTA node for the tasks that are allocated to that node, so that all timing constraints are satisfied. In order to apply our framework to this problem, we start with a TIA for each processor (TTA node or bus). Since each task is periodic, and has a best-case computation time l i and a worst-case execution time u i , we can model it using TIA, as in Section 3. However, now we have the complication that several tasks can be allocated to a single processor, and tasks cannot be preempted. This constraint can be captured using a simple device: just take the composition of the tasks allocated to a single process with a synchronising automaton which enforces the execution of only one task at a time. For every two tasks T i and T j allocated to the same processor, such a synchronising automaton is shown in Figure 5 . Intuitively, the automaton serialises the execution of T i and T j . This example illustrates the case where a component (see the description in Section 2) corresponds to a set of tasks with resource constraints among them. The resource constraint here is the non-preemptive nature of task execution, and a component describes the set of tasks allocated to a processor.
Note that the constraint that each task can run only in its allocated slot is taken care of by the strict periodicity constraint. If the tasks do not have the same period, we can take the lcm of the periods to be the working period, and create multiple instances of each task to fit the period. New precedence constraints must be added between these new instances to indicate their order.
The end-to-end constraints can be modelled as TIA as in Section 3. The composition of all the TIA involved, if defined, gives us a feasible schedule for the execution of the tasks. However, the schedule is not static, since it is an Input strategy in which input moves can depend on previous output moves. To extract a static schedule, we can take the specification of execution times as worst case execution times of tasks (worst case communication times for messages) instead of intervals. This restricts the choices for player Outputtasks can complete only after a fixed known duration after they start.
Discussion. Various approaches to the problem of synthesising a static timetriggered schedule based on constraint solving, branch-and-bound techniques and mixed integer linear programming (MILP) have been proposed in the literature -see [Schild and Würtz, 2000 , Caspi et al., 2003 , Zheng et al., 2005 for example. Because of disjunctions in mutual exclusion constraints, when posed as an optimisation problem, the feasible region is not convex (see [Caspi et al., 2003] ). The typical workaround is either to use backtracking techniques based on branch-and-bound search (as in [Caspi et al., 2003] ), or code the problem using binary decision variables and use a MILP solver (as in [Zheng et al., 2005] ). The latter technique involves guessing a large constant M , which should be as small as possible for feasibility reasons. It is not clear whether our approach is more scalable than the above approaches. For a definitive answer, we need an implementation of TIA that we can use to carry out experiments on real-life time-triggered systems. Our expectation is that using on-the-fly techniques of [Cassez et al., 2005] we can effectively conquer the inherent EXPTIME-complexity of the timed control synthesis problem for reachability and safety objectives.
Example 15 (Adaptive Cruise Control) This example is adapted from [Kandasamy et al., 2003] and [Zheng et al., 2005] 
Conclusion
Component based development poses new problems for embedded control systems software. Traditional real-time scheduling theory has been successful in investigating whether a set of tasks can be scheduled on a given platform using the characteristics of the tasks and the platform. The underlying assumption is that the task characteristics have been derived from the application requirements. Since today's embedded systems are not monolithic, but are built using pre-designed components which are composed to realise a given functionality, what is needed is a new approach that combines task scheduling within a component with what we call component scheduling. This paper is an attempt to define and solve the component scheduling problem.
As future work, we would like to have an implementation of timed interface automata in order to carry out experiments to demonstrate the scalability of our approach. Experiments on small examples based on hand-coding of TIA using UPPAAL TIGA have been encouraging.
